

What is claimed is:

1. A method of manufacturing a semiconductor device, comprising the steps of:

5 (a) providing an insulation layer on a semiconductor substrate, the insulation layer containing oxygen atoms and having a predetermined portion exposed; and

(b) forming a metal oxide layer having a predetermined thickness on the exposed surface of the insulation layer by subjecting the semiconductor substrate to a metal precursor having reactivity with oxygen.

10 2. The method of claim 1, wherein the insulation layer is a  $\text{TiO}_2$  layer, a  $\text{SiO}_2$  layer, a  $\text{Ta}_2\text{O}_5$  layer, an  $\text{Al}_2\text{O}_3$  layer, a  $\text{BaTiO}_3$  layer, a  $\text{SrTiO}_3$  layer, a  $(\text{Ba}, \text{Sr})\text{TiO}_3$  layer, a  $\text{Bi}_4\text{Ti}_3\text{O}_{12}$  layer, a  $\text{PbTiO}_3$  layer, a  $\text{PZT}((\text{Pb}, \text{La})(\text{Zr}, \text{Ti})\text{O}_3)$  layer, a  $(\text{SrBi}_2\text{Ta}_2\text{O}_9)(\text{SBT})$  layer or a compound layer of some of them.

15 3. The method of claim 1, wherein the step (a) is a step of forming a capacitor comprising a lower electrode, a capacitor dielectric layer and an upper electrode on the semiconductor substrate, and the insulation layer is the capacitor dielectric layer.

20 4. The method of claim 1, wherein the step (a) comprises the sub-steps of:

forming an interlayer insulation layer wrapping a predetermined conductive region on the semiconductor substrate and containing oxygen atoms; and

25 forming an opening exposing the conductive region by patterning the interlayer insulation layer, the insulation layer being the interlayer insulation layer.

5. The method of claim 4, wherein the conductive region is the upper or lower electrode of a capacitor, a gate electrode, a bit line, a word line, or the lower conductive line of a multi-layered interconnection layer.

30

6. The method of claim 1, wherein the step (b) is performed by an atomic layer deposition method using the metal precursor and inert gas as pulsing gas and purge gas, respectively.

7. The method of claim 6, wherein the step (b) comprises the sub-steps of:

pulsing the metal precursor over the entire surface of the semiconductor substrate; and

5 purging the entire surface of the semiconductor substrate, which has been subjected to the pulsed metal precursor, using inert gas.

8. The method of claim 7, wherein the step (b) is a step of repeating a cycle until the metal oxide layer is formed to a desired thickness, the cycle being a series of steps comprising the metal precursor pulsing step and the inert gas purging step.

9. The method of claim 1, wherein the metal precursor contains Al, Ta, Ti, Zr, Mg, Ce, Y, Nb, Hf, Sr or Ca.

10. The method of claim 1, further comprising the step of thermally treating the metal oxide layer in an oxygen atmosphere after the step (b) to stabilize the metal oxide layer so that the dielectric characteristic of the metal oxide layer can be enhanced.

11. The method of claim 10, wherein the thermal treatment step is performed using a rapid thermal process or a furnace type thermal process.

12. The method of claim 3, further comprising the steps of:  
thermally treating the metal oxide layer, and  
forming an encapsulating layer of an oxide layer containing metal, the encapsulating layer wrapping the entire surface of the capacitor, after the step (b).

13. The method of claim 12, wherein the encapsulating layer is formed by an atomic layer deposition method using a metal precursor and oxygen source gas as pulsing gas and inert gas as purge gas.

14. The method of claim 13, wherein the step of forming the encapsulating layer comprises the steps of:

03-01-02

pulsing a metal precursor over the entire surface of the semiconductor substrate;

purging the entire surface of the semiconductor substrate, which has been subjected to the pulsed metal precursor, using inert gas;

5        pulsing oxygen source gas over the entire surface of the semiconductor substrate which has been purged with the inert gas; and

         purging the entire surface of the semiconductor substrate, which has been subjected to the pulsed oxygen source gas, using inert gas.